{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:20:36Z","timestamp":1758892836550,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763158","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Scratchpad memory optimizations for digital signal processing applications"],"prefix":"10.1109","author":[{"given":"S Z","family":"Gilani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Nam Sung Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Schulte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ITRS 2009 Edition","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630087"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796582"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380799"},{"key":"ref14","first-page":"729","article-title":"Low-leakage SRAM design with dual Vt transistors","author":"amelifard","year":"0","journal-title":"[International Symposium on Quality Electronic Design]"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362477"},{"key":"ref16","first-page":"181","article-title":"Very low power pipelines using significance compression","author":"canal","year":"0","journal-title":"[ACM\/IEEE international symposium on Microarchitecture]"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494075"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378629"},{"key":"ref6","first-page":"48","article-title":"PVT-variations and supply-noise tolerant 45nm dense cache arrays with diffusion-notch-free (DNF) 6T SRAM cells and dynamic multi-vee circuits","author":"khellah","year":"0","journal-title":"IEEE Symposium on VLSI Circuits 2008"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1145\/1394608.1382139","article-title":"Trading off cache capacity for reliability to enable low voltage operation","volume":"36","author":"wilkerson","year":"2008","journal-title":"SIGARCH Comput Archit News"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1145\/279361.279377","article-title":"Pipeline gating: speculation control for energy reduction","volume":"26","author":"manne","year":"1998","journal-title":"SIGARCH Comput Archit News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1155\/S1110865702205090"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref9"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763158.pdf?arnumber=5763158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:50:06Z","timestamp":1498017006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763158","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}