{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:55Z","timestamp":1759146595982},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763182","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A method for fast jitter tolerance analysis of high-speed PLLs"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Erb","sequence":"first","affiliation":[]},{"given":"W","family":"Pribyl","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DDECS.2010.5491751"},{"year":"2002","author":"haykin","journal-title":"Adaptive Filter Theory","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TEST.1999.805809"},{"key":"ref13","article-title":"A Behavioral Modeling Approach for Jitter Analysis in Charge-Pump PLLs","author":"erb","year":"2009","journal-title":"Austrochip Workshop"},{"key":"ref4","article-title":"Accelerating Jitter Tolerance Qualification for High Speed Serial Interfaces","author":"fan","year":"2009","journal-title":"IEEE ISQED"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.2006.297721"},{"key":"ref6","article-title":"Jitter Tolerance Analysis of Clock and Data Recovery Circuits using Matlab and VHDL-AMS","author":"muller","year":"2005","journal-title":"Proc of Forum on Design Languages"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TEST.2002.1041824"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2003.820531"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MWSCAS.2007.4488745"},{"year":"2005","author":"ham","journal-title":"Fiber channel&#x2014 Methodologies for jitter and signal quality specification","key":"ref2"},{"year":"2006","journal-title":"Serial ATA Specification S-ATA Std Rev 2 6","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2008.2006476"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763182.pdf?arnumber=5763182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:05:45Z","timestamp":1490072745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763182","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}