{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T23:40:29Z","timestamp":1746315629124,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763214","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A quantitative analysis of performance benefits of 3D die stacking on mobile and embedded SoC"],"prefix":"10.1109","author":[{"family":"Dongki Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sungjoo Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sunggu Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jung Ho Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hyunuk Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"TN-46–03 - Calculating DDR Memory System Power","article-title":"Micron Tech. Inc","year":"0","key":"ref10"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacobs","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"journal-title":"Sonics Inc Sonics MemMax DRAM Access Scheduler","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref16","article-title":"Adaptive History-based Memory Schedulers","author":"hur","year":"0","journal-title":"Proc MicroTAS 2004"},{"key":"ref17","article-title":"Traffic Shaping for an FPGA based SDRAM Controller with Complex QoS Requirements","author":"heithecker","year":"0","journal-title":"Proc DAC 2005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref19","article-title":"Parallelism-Aware Memory Access Scheduling","author":"mutlu","year":"0","journal-title":"Proc ISCA 2008"},{"journal-title":"Tezzaron Semiconductor","year":"0","key":"ref4"},{"key":"ref3","article-title":"3D Stacked Memory Design","author":"lee","year":"0","journal-title":"3D IC Workshop Daejeon Korea Jan 2010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref8","article-title":"Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs","volume":"8","author":"ahn","year":"2008","journal-title":"Computer Architecture Letters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393967"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"journal-title":"Proc ISCA","article-title":"ISCA2010, HP Labs. A. N. Udipi Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores","year":"2010","key":"ref9"},{"key":"ref1","article-title":"Thousand-Core Chips - A Technology Perspective","author":"borkar","year":"0","journal-title":"Proc DAC 2007"},{"key":"ref20","article-title":"Fine-grain Priority Scheduling on Multi-channel Memory Systems","author":"zhu","year":"0","journal-title":"Proceedings of HPC 2002"},{"key":"ref22","article-title":"ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers","author":"kim","year":"0","journal-title":"Proc HPCA 2010"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391585"},{"key":"ref23","article-title":"An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication","author":"kwon","year":"0","journal-title":"Proc DATE 2008"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.36"},{"key":"ref25","article-title":"In-Network Reorder Buffer To Improve NoC Performance While Resolving the In-Order Requirement Problem","author":"kwon","year":"0","journal-title":"Proc DATE 2009"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763214.pdf?arnumber=5763214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:17:18Z","timestamp":1490080638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763214","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}