{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:04:59Z","timestamp":1730214299519,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763218","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers"],"prefix":"10.1109","author":[{"given":"H","family":"Lange","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T","family":"Wink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A","family":"Koch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.286"},{"journal-title":"Intel Corp Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2009","key":"ref11"},{"journal-title":"Intel Corp First the Tick Now the Tock Intel Microarchitecture (Nehalem)","year":"2009","key":"ref12"},{"key":"ref13","article-title":"Speculative execution in high-performance computer architectures","author":"kaeli","year":"2005","journal-title":"Chapman & Hall\/Crc"},{"key":"ref14","article-title":"Advances in Adaptive Computer Technology","author":"koch","year":"0","journal-title":"habilitation thesis TU Braunschweig (Germany)"},{"key":"ref15","article-title":"Memory Access Schemes for Configurable Processors","author":"lange","year":"0","journal-title":"Proc Intl Conf on Field-Programmable Logic 2000"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.180"},{"key":"ref17","article-title":"Speculative multithreaded pro-cessors","author":"marcuello","year":"0","journal-title":"Proc 12th Intl Conf on Supercomputing 1998"},{"journal-title":"Branch Predictor Simulator","year":"2007","author":"martynus","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344720"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref3","article-title":"TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory","author":"bobba","year":"0","journal-title":"Proc 35th Intl Symp on Comp Arch 2008"},{"key":"ref6","article-title":"Memory Access Parallelization in High-Level Language Compilation for Reconfigurable Adaptive Computers","author":"g\u00e4dke","year":"0","journal-title":"Proc Intl Conf on Field Programmable Logic 2008"},{"journal-title":"What is CoreMark?","year":"0","key":"ref5"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2006","author":"hennessy","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.96"},{"key":"ref2","article-title":"Sorting networks and their applications","volume":"32","author":"batcher","year":"1968","journal-title":"AFIPS Conf Proc"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/347324.348916"},{"key":"ref1","article-title":"System Programming","volume":"2","year":"2007","journal-title":"AMD Inc AMD64 Architecture Programmer's Manual"},{"key":"ref20","article-title":"Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions","author":"sendag","year":"0","journal-title":"Proc Euro-Par Conf 2002"},{"journal-title":"SPEC CPU Subcommittee original program authors SPEC CPU2006 Benchmark Descriptions SPEC - Standard Performance Evaluation Corp 2006","year":"0","key":"ref22"},{"journal-title":"Modern Processor Design","year":"2005","author":"shen","key":"ref21"},{"journal-title":"LogiCORE IP DDR2 Memory Controller for PowerPC 440","year":"0","author":"inc","key":"ref24"},{"journal-title":"Coherent Shared Memories for FPGAs","year":"2009","author":"woods","key":"ref23"},{"key":"ref26","article-title":"Alternative Implementations of Two-Level Adaptive Branch Prediction","author":"yeh","year":"0","journal-title":"Proc 19th Intl Symp on Compo Arrch (ISCA) 1992"},{"journal-title":"XILINX Inc ML505\/ML506IML507 Reference Design User Guide","year":"0","key":"ref25"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763218.pdf?arnumber=5763218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:21:00Z","timestamp":1490080860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763218","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}