{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:41:12Z","timestamp":1725442872846},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763221","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication"],"prefix":"10.1109","author":[{"given":"M Y","family":"Agyekum","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S M","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref13","first-page":"1","article-title":"Global delay optimization using structural choices","author":"mishchenko","year":"2008","journal-title":"IWLS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450182"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.149"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009361"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification","year":"2005","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.73583"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref8","article-title":"Practical completion detection for 2-of-n delay-insensitive codes","author":"cannizzaro","year":"2001","journal-title":"ICCD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676034"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.709380"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456948"},{"key":"ref9","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc Santa Cruz Conf Advanced Research in VLSI"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.88"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-0487-3"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763221.pdf?arnumber=5763221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:49:30Z","timestamp":1490086170000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763221","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}