{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:08:09Z","timestamp":1725613689053},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763223","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Realistic performance-constrained pipelining in high-level synthesis"],"prefix":"10.1109","author":[{"given":"A","family":"Kondratyev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L","family":"Lavagno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Meyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2000.862383"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176321"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001744"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687528"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.124396"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1145\/157485.164929","article-title":"estimating architectural resources and performance for high-level synthesis applications","author":"sharms","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.3169"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114897"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127766"},{"key":"ref8","first-page":"63","article-title":"Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops","author":"ramakrishna rau","year":"1994","journal-title":"Micro"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810311"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763223.pdf?arnumber=5763223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:05Z","timestamp":1498031405000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763223","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}