{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:05:03Z","timestamp":1730214303754,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763244","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration"],"prefix":"10.1109","author":[{"given":"J","family":"Meyer","sequence":"first","affiliation":[]},{"given":"J","family":"Noguera","sequence":"additional","affiliation":[]},{"given":"M","family":"Hu\u0308bner","sequence":"additional","affiliation":[]},{"given":"L","family":"Braun","sequence":"additional","affiliation":[]},{"given":"O","family":"Sander","sequence":"additional","affiliation":[]},{"given":"R M","family":"Gil","sequence":"additional","affiliation":[]},{"given":"R","family":"Stewart","sequence":"additional","affiliation":[]},{"given":"J","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Spartan-6 FPGA Configuration User Guide UG380 v2 1 Xilinx","year":"2010","key":"ref10"},{"journal-title":"Virtex-5 FPGA Configuration User Guide UG191 v3 8 Xilinx","year":"2009","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272502"},{"journal-title":"Hierarchical Design Methodology Guide UG748 v12 1 Xilinx","year":"2010","key":"ref13"},{"journal-title":"Difference-Based Partial Reconfiguration XAPP290 v2 0 Xilinx","year":"2007","key":"ref4"},{"journal-title":"UG0012 Xilinx Virtex-II Pro and Virtex-II Pro X FPGA User Guide","year":"2007","key":"ref3"},{"volume":"12 1","journal-title":"Partial Reconfiguration User Guide UG702","year":"2010","key":"ref6"},{"volume":"2","journal-title":"Early Access Partial Reconfiguration User Guide UG208","year":"2009","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629952"},{"key":"ref7","first-page":"147","article-title":"Configuration compression for virtex fpgas","author":"li","year":"2001","journal-title":"Field-Programmable Custom Computing Machines 2001 FCCM '01 The 9th Annual IEEE Symposium on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.72"},{"journal-title":"PCI-SIG PCI EXPRESS BASE SPECIFICATION REV 1 1 PCI-SIG","year":"2005","key":"ref1"},{"key":"ref9","first-page":"190","article-title":"Fast sequential fpga startup based on partial and dynamic reconfiguration","author":"huebner","year":"0","journal-title":"VLSI (ISVLSI) 2010 IEEE Computer Society Annual Symposium on July 2010"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763244.pdf?arnumber=5763244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:57:32Z","timestamp":1490072252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763244","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}