{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:24:41Z","timestamp":1725614681003},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763251","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Temporal parallel simulation: A fast gate-level HDL simulation using higher level models"],"prefix":"10.1109","author":[{"family":"Dusung Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Ciesielski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kyuho Shim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seiyang Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.1995.404303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840856"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2003.1207433"},{"key":"ref13","article-title":"Parallel Logic Simulation of Million-Gate VLSI Circuits","author":"zhu","year":"2005","journal-title":"13th IEEE International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems"},{"journal-title":"MP-Sim datasheet Axiom Design Automation","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref16","article-title":"Verilog nonblocking assignments with delays, myths and mysteries","author":"cummings","year":"2002","journal-title":"Synopsys User Group Meeting (SNUG)"},{"key":"ref17","first-page":"171","article-title":"Computing state matching in sequential circuits in application to temporal parallel simulation","author":"kim","year":"2010","journal-title":"Proc International Workshop on Logic and Synthesis (IWLS)"},{"journal-title":"Opencores","year":"0","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/b137175"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1145\/277044.277214","article-title":"A reconfigurable logic machine for fast event-driven simulation","author":"bauer","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"journal-title":"Model Studio datasheet Carbon","year":"0","key":"ref5"},{"key":"ref8","first-page":"139","article-title":"Parallel Logic Simulation of VLSI Systems","author":"rogerchamberlain","year":"1995","journal-title":"Proc 32nd ACM\/IEEE Design Automation Conf"},{"journal-title":"SimCluster datasheet Avery Design Automation","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2008.4695886"},{"journal-title":"EETimes","article-title":"Design Automation: Gate-level Timing Simulation Revs Up","year":"2007","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.1996.873270"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763251.pdf?arnumber=5763251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:50:04Z","timestamp":1498017004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763251","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}