{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T22:37:18Z","timestamp":1773787038878,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763257","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":33,"title":["Error correcting code analysis for cache memory high reliability and performance"],"prefix":"10.1109","author":[{"given":"D","family":"Rossi","sequence":"first","affiliation":[]},{"given":"N","family":"Timoncini","sequence":"additional","affiliation":[]},{"given":"M","family":"Spica","sequence":"additional","affiliation":[]},{"given":"C","family":"Metra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.2254"},{"key":"ref12","article-title":"A parallel Memory with Double Error Correction Capability","author":"horiguchi","year":"1975","journal-title":"Paper of Technical Group EC 75–42 IECE Japan"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0402"},{"key":"ref14","author":"rao","year":"1989","journal-title":"Error Control Coding for Computer Systems"},{"key":"ref4","first-page":"21","article-title":"Characterization of Multi-bit Soft Error Events in Advanced SRAMs 130nm","author":"maiz","year":"2003","journal-title":"Proc IEEE Int Electron Device Meeting"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286985"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/18.661516"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910443"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2005.851861"}],"event":{"name":"2011 Design, Automation & Test in Europe","location":"Grenoble","start":{"date-parts":[[2011,3,14]]},"end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763257.pdf?arnumber=5763257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:08:47Z","timestamp":1490072927000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763257","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}