{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:00Z","timestamp":1747867560819,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763259","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Physically unclonable functions for embeded security based on lithographic variation"],"prefix":"10.1109","author":[{"given":"A","family":"Sreedhar","sequence":"first","affiliation":[]},{"given":"S","family":"Kundu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PERCOM.2007.26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542137"},{"key":"ref13","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc DAC'07"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"ref16","article-title":"Novel Physical Unclonable Function with Process and Environmental Variations","author":"wang","year":"2010","journal-title":"Proc DATE"},{"key":"ref17","article-title":"The butterfly PUF: Protecting IP one every PFGA","author":"kumar","year":"2008","journal-title":"Proc IEEE Int Workshop Hardware-Oriented Security Trust"},{"journal-title":"Fundamental Principles of Optical Lithography","year":"2008","author":"mack","key":"ref18"},{"journal-title":"Nanoscale CMOS VLSI Circuits DFM","year":"2010","author":"kundu","key":"ref19"},{"key":"ref4","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security"},{"key":"ref3","article-title":"Tamper resistance - a cautionary note","author":"anderson","year":"1996","journal-title":"Proc USENIX Electronic Commerce"},{"key":"ref6","article-title":"Concurrency and Computation: Practice and Experience","volume":"16","author":"gassend","year":"2004","journal-title":"Identification and authentication of integrated circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"journal-title":"Physical one-way functions","year":"2001","author":"pappu","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/952532.952593"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","article-title":"Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS, and Other Systems","volume":"1109","author":"kocher","year":"1996","journal-title":"Lecture Notes in Computer Science"},{"key":"ref1","first-page":"211","article-title":"Dpa on faulty cryptographic hardware and countermeasures","author":"kulikowski","year":"2006","journal-title":"FDTC"},{"key":"ref9","first-page":"369","article-title":"Read-Proof Hardware from Protective Coatings","author":"tuyls","year":"2006","journal-title":"Proc CHES'06"},{"key":"ref20","first-page":"266","article-title":"A Closed-form Analytic Model for ILD thickness variation in CMP processes","author":"stine","year":"1997","journal-title":"Proc Chemical Mech Polish For VLSI\/ULSI MultilevelIinterconneciont Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147111"},{"journal-title":"Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing process","year":"0","author":"tugbawa","key":"ref21"},{"journal-title":"ITRS Reports and Ordering Information 2007 Edition","year":"2007","key":"ref23"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763259.pdf?arnumber=5763259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:06Z","timestamp":1498031406000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763259","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}