{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:05:09Z","timestamp":1730214309657,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763271","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories"],"prefix":"10.1109","author":[{"given":"N Z","family":"Haron","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2007.4400862"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.893572"},{"key":"ref12","article-title":"Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories","author":"haron","year":"2010","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009217"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996639"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref18","first-page":"204","article-title":"A Theory of Asynchronous Circuits","author":"muller","year":"1959","journal-title":"Int Symp Theory of Switching"},{"journal-title":"Residue Arithmetic and its Application to Computer Technology","year":"1967","author":"szabo","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.1377042"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.837849"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/2\/333"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.1874304"},{"key":"ref8","first-page":"273","article-title":"High Density 3D Memory Architecture Based on the Resistive Switching Effect","volume":"14","author":"k\u00fcgeler","year":"2003","journal-title":"J Nanoscience and Nanotechnology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2007.013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.877431"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/1\/028"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763271.pdf?arnumber=5763271","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:20:28Z","timestamp":1490088028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763271\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763271","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}