{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:05:28Z","timestamp":1725404728424},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763287","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Multi-granularity thermal evaluation of 3D MPSoC architectures"],"prefix":"10.1109","author":[{"given":"A","family":"Fourmigue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G","family":"Beltrame","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G","family":"Nicolescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E M","family":"Aboulhamid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I","family":"O'Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/1127908.1127915","article-title":"Thermal Analysis of a 3D Die-Stacked High-Performance Microprocessor","author":"puttaswamy","year":"2006","journal-title":"Proc of the ACM Great Lakes Symp on VLSI"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594713"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796518"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref12","article-title":"3D Fabrication Options for High-Performance CMOS Technol-ogy","author":"topol","year":"0","journal-title":"Wafer Level 3-D ICs Process Technology Springer US"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804104"},{"journal-title":"ESL Models and Their Application Electronic System Level Design and Verification in Practice (Embedded Systems)","year":"0","author":"bailey","key":"ref7"},{"key":"ref2","first-page":"165","article-title":"Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects","author":"chiang","year":"2001","journal-title":"Proc ICCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269258"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.45"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763287.pdf?arnumber=5763287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T18:44:14Z","timestamp":1562697854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763287","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}