{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:20:01Z","timestamp":1725614401225},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763289","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers"],"prefix":"10.1109","author":[{"family":"Yi-Chung Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hai Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yiran Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R E","family":"Pino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2009.09.034"},{"key":"ref11","first-page":"1124","article-title":"3D technology based circuit and architecture design","author":"lu","year":"2009","journal-title":"IEEE Int Commun Circuits Syst Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1998.704747"},{"key":"ref13","first-page":"406","article-title":"3-D ICs: Motivation, performance analysis, and technology","author":"saraswat","year":"2000","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref4","first-page":"731","article-title":"An overview of non-volatile memory technology and the implication for tools and architectures","author":"li","year":"0","journal-title":"IEEE Conference on Design Automation and Test in Europe (DATE) 2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.3103555"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2009.4897558"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306582"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.01.010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763289.pdf?arnumber=5763289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:27:52Z","timestamp":1490074072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763289","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}