{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:28:49Z","timestamp":1725784129353},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763290","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Architectural exploration of 3D FPGAs towards a better balance between area and delay"],"prefix":"10.1109","author":[{"family":"Chia-I Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Bau-Cheng Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Juinn-Dar Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"TPR three-dimensional placement and route for FPGAs","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"year":"0","key":"ref10"},{"year":"2009","key":"ref6","article-title":"International Technology Roadmap for Semiconductor Semiconductor Industry Association"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/764942"},{"key":"ref8","article-title":"Iterative 3D partitioning for through-silicon via minimization","author":"huang","year":"2010","journal-title":"Proceedings of the Workshop of Synthesis and System Integration of Mixed Information Technologies"},{"journal-title":"VPR Versatile packing placement and routing for FPGAs","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"journal-title":"Logic and optimization benchmarks user guide Technical Report 1991-IWLS-UG-Saeyang Microelectronics Center of North Carolina","year":"1991","author":"yang","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763290.pdf?arnumber=5763290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:31:47Z","timestamp":1490088707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763290","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}