{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T00:16:48Z","timestamp":1758845808999},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763294","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["Scalable packet classification via GPU metaprogramming"],"prefix":"10.1109","author":[{"family":"Kang Kang","sequence":"first","affiliation":[]},{"given":"Yangdong Steve","family":"Deng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/65.912717"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108958"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/316194.316214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/863955.863980"},{"key":"ref14","first-page":"334","article-title":"High-performance packet classification algorithm for many-core and multithreaded network processor","author":"liu","year":"2006","journal-title":"Proc ICCCAS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2009.53"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2007.893156"},{"key":"ref4","article-title":"The push of network processing to the top of pyramid","author":"eatherton","year":"0","journal-title":"Keynote address at Symposium on Architectures for Networking and Communications Systems 2005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629578"},{"key":"ref6","first-page":"93","article-title":"IP routing processing with graphic processors","author":"mu","year":"2010","journal-title":"Proc DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2007.01012.x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/1851275.1851207","article-title":"Packet Shader: a GPU-accelerated software router","author":"han","year":"2010","journal-title":"Proc ACM Sigcomm"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0470113952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2009.5061972"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763294.pdf?arnumber=5763294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:03Z","timestamp":1498031403000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763294","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}