{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:15:05Z","timestamp":1774120505395,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176428","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"33-38","source":"Crossref","is-referenced-by-count":56,"title":["CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory"],"prefix":"10.1109","author":[{"family":"Ke Chen","sequence":"first","affiliation":[]},{"family":"Sheng Li","sequence":"additional","affiliation":[]},{"given":"N.","family":"Muralimanohar","sequence":"additional","affiliation":[]},{"family":"Jung Ho Ahn","sequence":"additional","affiliation":[]},{"given":"J. B.","family":"Brockman","sequence":"additional","affiliation":[]},{"given":"N. P.","family":"Jouppi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382127"},{"key":"16","article-title":"Three-Dimensional Cache Design Exploration Using 3D Cacti","author":"tsai","year":"2005","journal-title":"ICCD"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541535"},{"key":"14","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"3","author":"horowitz","year":"1984","journal-title":"Timing models for MOS circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"1","article-title":"A 78nm 6F2 DRAM Technology for Multigigabit Densities","author":"fishburn","year":"2004","journal-title":"VLSITSA"},{"key":"10","article-title":"Hybrid Memory Cube (HMC)","author":"pawlowski","year":"0","journal-title":"Proceedings of Hot Chips 23 2011"},{"key":"7","first-page":"246","article-title":"A 29ns 64Mb DRAM with Hierarchical Array Architecture","author":"nakamura","year":"1995","journal-title":"ISSCC"},{"key":"6","author":"kogge","year":"2008","journal-title":"ExaScale Computing Study Technology Challenges in Achieving Exascale Systems"},{"key":"5","first-page":"468","article-title":"A 800Mb\/s\/pin 2Gb DDR2 SDRAM using an 80nm Triple Metal Technology","author":"kyung","year":"2005","journal-title":"ISSCC"},{"key":"4","article-title":"A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking","author":"kim","year":"2011","journal-title":"ISSCC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"8","year":"2007","journal-title":"DDR3 Datasheet"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","location":"Dresden","start":{"date-parts":[[2012,3,12]]},"end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176428.pdf?arnumber=6176428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:18:58Z","timestamp":1490123938000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176428","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}