{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:15:45Z","timestamp":1729624545935,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176430","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"212-217","source":"Crossref","is-referenced-by-count":3,"title":["Enabling dynamic assertion-based verification of embedded software through model-driven design"],"prefix":"10.1109","author":[{"given":"G.","family":"Di Guglielmo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Di Guglielmo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Pravadelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Simulink","year":"0","key":"19"},{"journal-title":"radCASE","year":"0","key":"17"},{"journal-title":"IAR VisualSTATE","year":"0","key":"18"},{"key":"15","article-title":"Transaction-based Hardware Software Co-verification","author":"winterholer","year":"0","journal-title":"Proc of Forum on Specification & Design Languages 2006"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484680"},{"key":"13","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1007\/978-3-540-72685-2_54","article-title":"A C-language binding for PSL","author":"cheung","year":"2007","journal-title":"Embedded Software and Systems"},{"key":"14","first-page":"483","article-title":"Unified Property Specification for Hardware\/Software Co-verification","author":"xie","year":"2007","journal-title":"Proceedings Computer Software and Applications Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16612-9_33"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2003.1231146"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086263"},{"journal-title":"SCADE Suite","year":"0","author":"technologies","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/5.97297"},{"journal-title":"Fundamentals of Embedded Software","year":"2002","author":"lewis","key":"23"},{"key":"24","first-page":"468","article-title":"DDPSL: An Easy Way of Defining Properties","author":"di guglielmo","year":"0","journal-title":"Proc of IEEE International Conference on Computer Design 2010"},{"journal-title":"radCHECK","year":"0","key":"25"},{"journal-title":"IEEE Standard for Property Specification Language (PSL) (IEEE Std 1850-2010)","first-page":"1","year":"2010","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2010.68"},{"key":"10","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"FoCs - Automatic Generation of Simulation Checkers from Formal Specifications","volume":"1855","author":"abarbanel","year":"2000","journal-title":"Lecture Notes in Computer Science"},{"journal-title":"Assertion-Based Design","year":"2004","author":"foster","key":"1"},{"journal-title":"Assertion-Based Verification","year":"0","key":"7"},{"journal-title":"Assertion-Based Verification","year":"0","key":"6"},{"key":"5","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/978-90-481-9304-2_13","article-title":"ISIS: Runtime Verification of TLM Platforms","volume":"63","author":"ferro","year":"2010","journal-title":"Advances in Design Methods from Modeling Languages for Embedded Systems and SoCs"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"9","article-title":"Introducing the New Accellera Open Verification Library Standard","author":"foster","year":"0","journal-title":"Proc of Design and Verification Conference 2006"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319989"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176430.pdf?arnumber=6176430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:21Z","timestamp":1498016901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176430","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}