{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:28:09Z","timestamp":1742383689967,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176456","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"479-484","source":"Crossref","is-referenced-by-count":10,"title":["Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores"],"prefix":"10.1109","author":[{"given":"A.","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Schuchhardt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Hardavellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Memik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Choudhary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"17","article-title":"Power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"IEEE Micro"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"15","first-page":"67","article-title":"Thermal modeling, characterization and management of on-chip networks","author":"shang","year":"2004","journal-title":"IEEE Micro"},{"key":"16","article-title":"Route packets, not wires: On-chip interconnection networks","author":"towles","year":"0","journal-title":"38th Design Automation Conference (DAC) 2001"},{"key":"13","article-title":"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks","author":"shang","year":"0","journal-title":"HPCA Anaheim CA 2003"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/782827.782830"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536287"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"3","first-page":"455","author":"cho","year":"2006","journal-title":"Managing Distributed Shared L2 Caches Through OS-level Page Allocation"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"2","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/1150019.1136509","article-title":"Cooperative Caching for Chip Multiprocessors","volume":"34","author":"chang","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1535\/itj.1103.01","article-title":"Integration challenges and trade-offs for tera-scale architectures","volume":"11","author":"azimi","year":"2007","journal-title":"Intel Technology Journal"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231942"},{"key":"6","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/1054907.1054914","article-title":"Simflex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture","volume":"31","author":"hardavellas","year":"2004","journal-title":"ACM Sigmetrics Performance Evaluation Review"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250670"},{"key":"8","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1145\/342001.339696","article-title":"Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing","volume":"28","author":"kourosh","year":"2000","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176456.pdf?arnumber=6176456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T06:29:59Z","timestamp":1714976999000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176456","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}