{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:22Z","timestamp":1761581062663},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176465","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"218-223","source":"Crossref","is-referenced-by-count":25,"title":["NBTI mitigation by optimized NOP assignment and insertion"],"prefix":"10.1109","author":[{"given":"F.","family":"Firouzi","sequence":"first","affiliation":[]},{"given":"S.","family":"Kiamehr","sequence":"additional","affiliation":[]},{"given":"M. B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"15","first-page":"75","article-title":"Joint logic restructuring and pin reordering against nbti-induced performance degradation","author":"wu","year":"2009","journal-title":"Design Automation and Test in Europe"},{"journal-title":"OpenSPARC T1 Microarchitecture Specification","year":"2006","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"14","first-page":"218","article-title":"A physical alpha-power law MOSFET model","author":"bowman","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785498"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973060"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"9","first-page":"411","article-title":"Proactive nbti mitigation for busy functional units in out-of-order microprocessors","author":"li","year":"2010","journal-title":"Design Automation and Test in Europe"},{"key":"8","first-page":"399","article-title":"Nbti tolerant microarchitecture design in the presence of process variation","author":"fu","year":"2008","journal-title":"International Symposium on Microarchitecture"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176465.pdf?arnumber=6176465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:02:08Z","timestamp":1490115728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176465","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}