{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T11:22:49Z","timestamp":1748776969294},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176473","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"260-263","source":"Crossref","is-referenced-by-count":9,"title":["Extending the lifetime of NAND flash memory by salvaging bad blocks"],"prefix":"10.1109","author":[{"family":"Chundong Wang","sequence":"first","affiliation":[]},{"family":"Weng-Fai Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SPC Traces","year":"2009","key":"13"},{"journal-title":"TPC-C Database Benchmark Traces","year":"2001","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"journal-title":"4-Gbit 8-Gbit 2112-byte\/1056-word Page Multiplane Architecture 1 8 V or 3 V SLC NAND Flash Memories","year":"2010","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967683"},{"journal-title":"Method and System for Managing Bad Areas in Flash Memory","year":"2001","author":"garvin","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"journal-title":"MLC Vs SLC NAND Flash in Embedded Systems","year":"2009","author":"hu","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"journal-title":"Unusable Block Management Within A Non-volatile Memory System","year":"2004","author":"chang","key":"5"},{"journal-title":"Method and Circuitry for Usage of Partially Functional Nonvolatile Memory","year":"1998","author":"bauer","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413145"},{"journal-title":"Bad Block Management in NAND Flash Memories","year":"2010","key":"8"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176473.pdf?arnumber=6176473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:54:38Z","timestamp":1490115278000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176473","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}