{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T02:57:44Z","timestamp":1783393064270,"version":"3.54.6"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176473","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"260-263","source":"Crossref","is-referenced-by-count":10,"title":["Extending the lifetime of NAND flash memory by salvaging bad blocks"],"prefix":"10.1109","author":[{"family":"Chundong Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Weng-Fai Wong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","year":"2009","journal-title":"SPC Traces"},{"key":"14","year":"2001","journal-title":"TPC-C Database Benchmark Traces"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"12","year":"2010","journal-title":"4-Gbit 8-Gbit 2112-byte\/1056-word Page Multiplane Architecture 1 8 V or 3 V SLC NAND Flash Memories"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967683"},{"key":"2","author":"garvin","year":"2001","journal-title":"Method and System for Managing Bad Areas in Flash Memory"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"7","author":"hu","year":"2009","journal-title":"MLC Vs SLC NAND Flash in Embedded Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"5","author":"chang","year":"2004","journal-title":"Unusable Block Management Within A Non-volatile Memory System"},{"key":"4","author":"bauer","year":"1998","journal-title":"Method and Circuitry for Usage of Partially Functional Nonvolatile Memory"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413145"},{"key":"8","year":"2010","journal-title":"Bad Block Management in NAND Flash Memories"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","location":"Dresden","start":{"date-parts":[[2012,3,12]]},"end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176473.pdf?arnumber=6176473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:54:38Z","timestamp":1490115278000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176473","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}