{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:38:31Z","timestamp":1729665511614,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176481","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"292-295","source":"Crossref","is-referenced-by-count":9,"title":["Leveraging reconfigurability to raise productivity in FPGA functional debug"],"prefix":"10.1109","author":[{"given":"Z.","family":"Poulos","sequence":"first","affiliation":[]},{"family":"Yu-Shen Yang","sequence":"additional","affiliation":[]},{"given":"J.","family":"Anderson","sequence":"additional","affiliation":[]},{"given":"A.","family":"Veneris","sequence":"additional","affiliation":[]},{"family":"Bao Le","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"journal-title":"Design Debugging Using the SignapTap II Logic Analyzer","year":"2011","key":"11"},{"journal-title":"Increasing Productivity with Quartus II Incremental Compilation","year":"2008","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161224"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681758"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"key":"7","article-title":"Programmable logic core based post-silicon debug for SoCs","author":"quinton","year":"0","journal-title":"IEEE Int'l Silicon Debug and Diagnosis Workshop 2007"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"journal-title":"Chipscope ILA Tools Tutorial","year":"2003","key":"5"},{"key":"4","first-page":"41","article-title":"Instrumenting bitstreams for debugging FPGA circuits","author":"graham","year":"2001","journal-title":"IEEE FCCM"},{"key":"9","article-title":"Automating data analysis and acquisition setup in a silicon debug environment","author":"yang","year":"2011","journal-title":"IEEE Trans on VLSI"},{"key":"8","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans on CAD"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176481.pdf?arnumber=6176481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:09Z","timestamp":1498016889000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176481","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}