{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:57:27Z","timestamp":1742392647984},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176504","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"400-405","source":"Crossref","is-referenced-by-count":4,"title":["RTL analysis and modifications for improving at-speed test"],"prefix":"10.1109","author":[{"family":"Kai-Hui Chang","sequence":"first","affiliation":[]},{"family":"Hong-Zu Chou","sequence":"additional","affiliation":[]},{"given":"I. L.","family":"Markov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys","article-title":"TetraMAX ATPG User Guide","year":"2008","key":"15"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"13"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"key":"3","first-page":"403","article-title":"A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits","author":"cheng","year":"0","journal-title":"ITC'91"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337417"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.36"},{"key":"10","article-title":"At-Speed Testing Made Easy","author":"swanson","year":"2004","journal-title":"EE Times"},{"key":"7","first-page":"454","article-title":"Functional Scan Chain Design at RTL for Skewed-load Delay Fault Testing","author":"ko","year":"0","journal-title":"ATS 04"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375251"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763207"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837321"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"8","article-title":"FRAIGs: A Unifying Representation for Logic Synthesis and Verification","author":"mishchenko","year":"2005","journal-title":"ERL Technical Report"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176504.pdf?arnumber=6176504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:22:34Z","timestamp":1490109754000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176504","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}