{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:12Z","timestamp":1759146672865,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176516","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"467-472","source":"Crossref","is-referenced-by-count":5,"title":["An architecture-level approach for mitigating the impact of process variations on extensible processors"],"prefix":"10.1109","author":[{"given":"M.","family":"Kamal","sequence":"first","affiliation":[]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[]},{"given":"S.","family":"Safari","sequence":"additional","affiliation":[]},{"given":"M.","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915398"},{"journal-title":"FreePDK AFree OpenAccess 45nm PDK and Cell Library for University","year":"0","key":"16"},{"journal-title":"SNU-RT Real Time Benchmarks [Online]","year":"0","key":"13"},{"key":"14","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"0","journal-title":"Proceedings of Inernational Workshop on Workload Characterization 2001"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2003.1249056"},{"key":"3","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MDT.2009.85","article-title":"Statistical High-Level Synthesis under Process Variability","volume":"26","author":"xie","year":"2009","journal-title":"IEEE Transactions on Design & Test of Computers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_21"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771809"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810398"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007491"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2009.5289239"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763324"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.27"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176516.pdf?arnumber=6176516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:23Z","timestamp":1498016903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176516\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176516","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}