{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:46:34Z","timestamp":1729622794803,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176518","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"485-490","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic cache management in multi-core architectures through run-time adaptation"],"prefix":"10.1109","author":[{"given":"F.","family":"Hameed","sequence":"first","affiliation":[]},{"given":"L.","family":"Bauer","sequence":"additional","affiliation":[]},{"given":"J.","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","article-title":"Simpoint 3.0: Faster and More Flexible Program Analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837309"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.91"},{"key":"2","first-page":"408","article-title":"Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling","author":"kumar","year":"2005","journal-title":"ISCA-29"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"1"},{"key":"10","first-page":"367","article-title":"Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems","author":"lin","year":"0","journal-title":"IEEE Symp on High-Perf Comp Arch (HPCA) 2008"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"4","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1145\/1555815.1555801","article-title":"Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling","volume":"37","author":"rogers","year":"2009","journal-title":"SIGArch Computer Architecture News"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"8","first-page":"167","article-title":"A Case for MLPAware Cache Replacement","author":"qureshi","year":"0","journal-title":"Proceedings of the 33rd International Symposium on Computer Architecture (ISCA) June 2006"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176518.pdf?arnumber=6176518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:23Z","timestamp":1498016903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176518","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}