{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T23:44:43Z","timestamp":1748994283083},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176528","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"546-549","source":"Crossref","is-referenced-by-count":2,"title":["Low power aging-aware register file design by duty cycle balancing"],"prefix":"10.1109","author":[{"family":"Shuai Wang","sequence":"first","affiliation":[]},{"family":"Tao Jin","sequence":"additional","affiliation":[]},{"family":"Chuanlei Zheng","sequence":"additional","affiliation":[]},{"family":"Guangshan Duan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"15","first-page":"1422","article-title":"Exploiting narrow-width values for thermal-aware register file designs","author":"wang","year":"0","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe April 2009"},{"journal-title":"The SimpleScalar tool set version 2 0","year":"1997","author":"burger","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"14","first-page":"2","article-title":"Energy efficient asymmetrically ported register files","author":"aggarwal","year":"2003","journal-title":"Proc of ICCD'03"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.37"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/55.119210"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375188"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"journal-title":"Throughput Gate Dielectric Reliability Testing Digging out from the Backlog","year":"2004","author":"hulbert","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147115"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/66.401018"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833592"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176528.pdf?arnumber=6176528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:14:40Z","timestamp":1490109280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176528","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}