{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:58:04Z","timestamp":1766066284318,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176532","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"562-565","source":"Crossref","is-referenced-by-count":7,"title":["FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs"],"prefix":"10.1109","author":[{"given":"N.","family":"Bombieri","sequence":"first","affiliation":[]},{"given":"F.","family":"Fummi","sequence":"additional","affiliation":[]},{"given":"V.","family":"Guarnieri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CUDA C Programming Guide","year":"0","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419903"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364688"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699235"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837283"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2010.26"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"key":"3","first-page":"1","article-title":"A functional coverage metric for estimating the gate-level fault coverage of functional tests","author":"park","year":"0","journal-title":"In Proc ITC 2006"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.58"},{"key":"1","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MDT.2009.135","article-title":"A novel simulation fault injection method for dependability analysis","volume":"26","author":"dongwoo","year":"2009","journal-title":"IEEE Design and Test of Computer"},{"key":"10","first-page":"1332","article-title":"GCS: High-performance gate-level simulation with GP-GPUs","author":"chatterjee","year":"0","journal-title":"Proc of ACM\/IEEE DATE 2009"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5147-x"},{"key":"6","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1145\/1391469.1391679","article-title":"towards acceleration of fault simulation using graphics processing units","author":"gulati","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814958"},{"key":"4","doi-asserted-by":"crossref","first-page":"2526","DOI":"10.1109\/TCAD.2006.881333","article-title":"A framework for automatic design validation of RTL circuits using ATPG and observability-enhanced tag coverage","volume":"25","author":"liang","year":"2006","journal-title":"IEEE Trans on CAD"},{"journal-title":"Cuda Home Page","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176532.pdf?arnumber=6176532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:21Z","timestamp":1498016901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176532","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}