{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:25:29Z","timestamp":1725629129190},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176533","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"566-569","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting binary translation for fast ASIP design space exploration on FPGAs"],"prefix":"10.1109","author":[{"given":"S.","family":"Pomata","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Meloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Tuveri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Raffo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Lindwer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Ramp Research Accelerator for Multiple Processors","year":"2006","author":"wawrzynek","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466494"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/2.825696"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456908"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"journal-title":"Architectural Exploration of Mpsoc Designs Based on An Fpga Emulation Framework","year":"2006","author":"del valle","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191529"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.931892"},{"journal-title":"Hivelogic Configurable Parallel Processing Platform","year":"2010","key":"11"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176533.pdf?arnumber=6176533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:10:37Z","timestamp":1490109037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176533","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}