{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:05:19Z","timestamp":1729663519915,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176546","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"617-622","source":"Crossref","is-referenced-by-count":13,"title":["A guiding coverage metric for formal verification"],"prefix":"10.1109","author":[{"given":"F.","family":"Haedicke","sequence":"first","affiliation":[]},{"given":"D.","family":"Grosse","sequence":"additional","affiliation":[]},{"given":"R.","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"193","article-title":"Symbolic model checking without BDDs","author":"biere","year":"1999","journal-title":"TACAS"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60045-0_43"},{"journal-title":"Vollsta?ndige Funktionale Verifikation","year":"2009","author":"bormann","key":"17"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_12"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.34"},{"key":"24","first-page":"218","article-title":"Automatic abstraction and verification of verilog models","author":"andraus","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"15","article-title":"Complete formal verification of Tricore2 and other processors","author":"bormann","year":"0","journal-title":"Design and Verification Conference (DVCon) 2007"},{"key":"16","doi-asserted-by":"crossref","first-page":"1305","DOI":"10.1109\/TCAD.2008.925790","article-title":"Analyzing functional coverage in bounded model checking","volume":"27","author":"gro\ufffde","year":"2008","journal-title":"IEEE Trans on CAD"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837320"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.32"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1012"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.29"},{"journal-title":"Accellera Property Specification Language Reference Manual","year":"2005","key":"21"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-69167-1","author":"ganai","year":"2007","journal-title":"SAT-Based Scalable Formal Verification Solutions (Series on Integrated Circuits and Systems)"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006092"},{"journal-title":"Model checking","year":"1999","author":"clarke","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"key":"10","first-page":"37","article-title":"Sanity checks in formal verification","author":"kupferman","year":"0","journal-title":"Proc of CONCUR 2006"},{"key":"7","first-page":"528","article-title":"Coverage metrics for temporal logic model checking","author":"chockler","year":"2001","journal-title":"LNCS"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781330"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"journal-title":"Scalable Hardware Verification with Symbolic Simulation","year":"2006","author":"bertacco","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775908"},{"key":"8","first-page":"66","article-title":"A practical approach to coverage in model checking","volume":"2102","author":"chockler","year":"2001","journal-title":"LNCS"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176546.pdf?arnumber=6176546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:11Z","timestamp":1498016891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176546","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}