{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:22:30Z","timestamp":1729660950305,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176551","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"647-652","source":"Crossref","is-referenced-by-count":2,"title":["Correct-by-construction multi-component SoC design"],"prefix":"10.1109","author":[{"given":"R.","family":"Sinha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. S.","family":"Roop","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Salcic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Basu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629347"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629346"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"1","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1145\/503271.503226","article-title":"Interface automata","volume":"26","author":"de alfaro","year":"2001","journal-title":"SIGSOFT Softw Eng Notes"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71209-1_16"},{"key":"6","first-page":"132","article-title":"Convertibility verification and converter synthesis: Two faces of the same coin","author":"passerone","year":"2002","journal-title":"ICCAD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008258331497"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403447"},{"journal-title":"Automated Techniques for Formal Verification of SoCs","year":"2009","author":"sinha","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090644"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176551.pdf?arnumber=6176551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:11Z","timestamp":1498016891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176551","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}