{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:05:22Z","timestamp":1730214322817,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176553","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"659-664","source":"Crossref","is-referenced-by-count":4,"title":["An instruction scratchpad memory allocation for the precision timed architecture"],"prefix":"10.1109","author":[{"given":"A.","family":"Prakash","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. D.","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The Pret Simulator Ptarm [Online]","year":"2011","key":"13"},{"key":"11","first-page":"291","article-title":"Practical and accurate low-level pointer analysis","author":"guo","year":"2005","journal-title":"Proc Int l Symp Code Generations and Optimization"},{"journal-title":"Constructing Precise Control Flow Graphs from Binaries","year":"2009","author":"xu","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"2","first-page":"36","article-title":"Predictability considerations in the design of multi-core embedded systems","volume":"807","author":"cullmann","year":"2010","journal-title":"Inge?nieurs de l'automobile"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450117"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1509084.1509090"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.21"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450145"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024787"},{"journal-title":"A Timing Requirements-aware Scratchpad Memory Allocation Scheme for a Precision Timed Architecture","year":"2008","author":"patel","key":"8"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176553.pdf?arnumber=6176553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:09:47Z","timestamp":1490108987000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176553","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}