{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:05:24Z","timestamp":1730214324520,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176554","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"665-670","source":"Crossref","is-referenced-by-count":18,"title":["Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs"],"prefix":"10.1109","author":[{"given":"H.","family":"Shah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Raabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Knoll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"1","article-title":"Timing Anomalies Reloaded","volume":"15","author":"gebhard","year":"2010","journal-title":"10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010)"},{"journal-title":"Ddr and Ddr2 Sdram Controller with Altmemphy Ip User Guide External Memory Interface Handbook","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16256-5_5"},{"journal-title":"Ddr2 Sdram Specification Jesd79-2f","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"journal-title":"Predator Project","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450117"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.148"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065729"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.23"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763319"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.13"},{"key":"8","first-page":"251","article-title":"Predator: A Predictable SDRAM Memory Controller","author":"benny akesson","year":"2007","journal-title":"2007 5th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS) CODES+ISSS"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176554.pdf?arnumber=6176554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:54:49Z","timestamp":1490115289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176554","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}