{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:04:01Z","timestamp":1729631041840,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176556","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"677-682","source":"Crossref","is-referenced-by-count":9,"title":["Design for test and reliability in ultimate CMOS"],"prefix":"10.1109","author":[{"given":"M.","family":"Nicolaidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Anghel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N-E","family":"Zergainoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Karnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Bowman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tschanz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shih-Lien Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Tokunaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Khellah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Avresky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159742"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1989.56835"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542037"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/NCA.2011.14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.20"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0763"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/NCA.2010.14"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5260-5"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763303"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/NCA.2011.14"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993811"},{"key":"25","article-title":"Energy- and Performance-Aware Incremental Mapping for Networks on Chip with Multiple Voltage Levels","volume":"27","author":"chou","year":"2008","journal-title":"IEEE Tr On Computer Aided Design of Integrated Circuits and Systems"},{"key":"26","article-title":"FARM: Fault-Aware Resource Management in NoCbased Multiprocessor Platforms","author":"chou","year":"0","journal-title":"Proc Design Automation and Test in Europe Conference March 14-18 2011 Grenoble France"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195986"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-6993-4_8","article-title":"Circuit-level Soft-Error Mitigation","author":"nicolaidis","year":"2011","journal-title":"Soft Errors in Modern Electronic Systems"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.58"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3_31"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"5","article-title":"Designing Robust Single-Chip Massively Parallel Tera-Device Processors: Towards the Terminator Chip","author":"nicolaidis","year":"0","journal-title":"IEEE VLSI Test Symposium May 1-5 2011 Dana Point CA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243798"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176556.pdf?arnumber=6176556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:23Z","timestamp":1498016903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176556","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}