{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:34:30Z","timestamp":1729614870838,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176579","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"1385-1390","source":"Crossref","is-referenced-by-count":10,"title":["VLSI legalization with minimum perturbation by iterative augmentation"],"prefix":"10.1109","author":[{"given":"U.","family":"Brenner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/DATE.2011.5763100"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1065579.1065712"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/1353629.1353640"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1287\/opre.41.2.338"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ICCAD.2005.1560039"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ASPDAC.1999.760005"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/981066.981084"},{"key":"11","first-page":"165","article-title":"Mongrel: Hybrid techniques for standard cell placement","author":"hur","year":"2000","journal-title":"ICCAD"},{"year":"0","journal-title":"ISPD 2006 Placement Contest","key":"12"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/ASPDAC.2007.357975"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TCAD.2008.923063"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/1123008.1123054"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TCAD.2004.836733"},{"year":"1993","author":"ahuja","journal-title":"Network Flows Theory Algorithms and Applications","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1007\/978-3-642-28566-0_12"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/43.317462"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1007\/BF01386390"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TCAD.2008.925792"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1837274.1837347"},{"year":"2002","author":"hill","article-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","key":"9"},{"key":"8","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1287\/moor.13.2.330","article-title":"One-processor scheduling with symmetric earliness and tardiness penalties","volume":"13","author":"garey","year":"1988","journal-title":"Mathematics of Operations Researchs"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176579.pdf?arnumber=6176579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:10Z","timestamp":1498016890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176579","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}