{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T13:07:58Z","timestamp":1747314478847,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176588","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"775-780","source":"Crossref","is-referenced-by-count":21,"title":["Modeling static-order schedules in synchronous dataflow graphs"],"prefix":"10.1109","author":[{"given":"M.","family":"Damavandpeyma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Stuijk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Basten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Geilen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1995.480106"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000017002.91721.0e"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193928"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176588"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1389-2","author":"bhattacharyya","year":"1996","journal-title":"Software Synthesis from Dataflow Graphs"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629359"},{"key":"14","first-page":"66","article-title":"A model-based schedule representation for heterogeneous mapping of dataflow graphs","author":"huang wu","year":"2011","journal-title":"HCW"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020307222052"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878985"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2007.52"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951721"},{"key":"20","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1145\/1278480.1278647","article-title":"efficient computation of buffer capacities for cyclo-static dataflow graphs","author":"wiggers","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1201\/9781420048025","author":"sriram","year":"2009","journal-title":"Embedded Multiprocessors Scheduling and Synchronization"},{"key":"1","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1023\/A:1008052406396","article-title":"Synthesis of embedded software from synchronous dataflow specifications","volume":"21","author":"bhattacharyya","year":"1999","journal-title":"Journal of VLSI Signal Processing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.58"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.49"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375269"},{"key":"5","first-page":"26","article-title":"Throughput constraint for synchronous data flow graphs","author":"bonfietti","year":"2009","journal-title":"CPAIOR"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30113-4_5"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456963"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176588.pdf?arnumber=6176588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:11Z","timestamp":1498031291000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176588","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}