{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:29:19Z","timestamp":1755998959123},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176593","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"1447-1450","source":"Crossref","is-referenced-by-count":3,"title":["A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems"],"prefix":"10.1109","author":[{"family":"Duo Liu","sequence":"first","affiliation":[]},{"family":"Tianzheng Wang","sequence":"additional","affiliation":[]},{"family":"Yi Wang","sequence":"additional","affiliation":[]},{"family":"Zhiwei Qin","sequence":"additional","affiliation":[]},{"family":"Zili Shao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1163\/9789004220966"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1755888.1755912"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.40"},{"article-title":"Flash file system optimized for page-mode flash technologies","year":"1999","author":"ban","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"},{"journal-title":"Understanding the Flash Translation Layer (FTL) Specification","year":"2009","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4694174"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164966"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450064"},{"journal-title":"Process Itegration Devices and Structures (2007 Edition)","year":"2007","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722186"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176593.pdf?arnumber=6176593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:39:16Z","timestamp":1490110756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176593","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}