{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T23:40:47Z","timestamp":1775346047850,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176602","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"793-798","source":"Crossref","is-referenced-by-count":60,"title":["On effective TSV repair for 3D-stacked ICs"],"prefix":"10.1109","author":[{"family":"Li Jiang","sequence":"first","affiliation":[]},{"family":"Qiang Xu","sequence":"additional","affiliation":[]},{"given":"B.","family":"Eklow","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"6","article-title":"Factors affecting copper filling process within high aspect ratio deep vias for 3D chip stacking","author":"kim","year":"2006","journal-title":"Proc Electronic Components and Technology Conf"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"18","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Design Automation and Test in Europe Conf Exhibition"},{"key":"15","first-page":"220","article-title":"Strategies for improving the parametric yield and profits of 3D ICs","author":"ferri","year":"2007","journal-title":"Proc Int'l Conf on Computer-Aided Design"},{"key":"16","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1147\/JRD.2008.5388564","article-title":"Three-dimensional silicon integration","volume":"52","author":"knickerbocker","year":"2008","journal-title":"IBM Journal of Research and Development"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496702"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165052"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173329"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1990.63907"},{"key":"24","first-page":"220","article-title":"Test architecture design and optimization for three-dimensional SoCs","author":"jiang","year":"2009","journal-title":"Proc Design Automation and Test in Europe Conf Exhibition"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/290179.290181"},{"key":"26","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1007\/11786986_59","article-title":"Length-bounded cuts and flows","author":"baier","year":"2006","journal-title":"Automata Languages and Programming"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977515"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494016"},{"key":"7","first-page":"1","article-title":"An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth","author":"dong","year":"2010","journal-title":"Proc Int l Symp High-Performance Computer Architecture"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"4","first-page":"155","article-title":"Development of 3-D-packaging process technology for stacked memory chips","author":"mitsuhashi","year":"2006","journal-title":"Proc Enabling Technologies for 3-D Integration Symp"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"8","first-page":"1","article-title":"A customized design of DRAM controller for on-chip 3D DRAM stacking","author":"zhang","year":"2010","journal-title":"Proc IEEE Conf on Custom Integrated Circuits"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","location":"Dresden","start":{"date-parts":[[2012,3,12]]},"end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176602.pdf?arnumber=6176602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:21Z","timestamp":1498016901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176602","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}