{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T20:46:37Z","timestamp":1748897197385,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176621","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"875-880","source":"Crossref","is-referenced-by-count":5,"title":["Reli: Hardware\/software Checkpoint and Recovery scheme for embedded processors"],"prefix":"10.1109","author":[{"family":"Tuo Li","sequence":"first","affiliation":[]},{"given":"R.","family":"Ragel","sequence":"additional","affiliation":[]},{"given":"S.","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.145"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433218"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311929"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025765"},{"key":"14","volume":"1","author":"mishra","year":"2008","journal-title":"Processor Description Languages"},{"key":"11","first-page":"170","article-title":"A general purpose cache-aided rollback error recovery (CARER) technique","author":"hunt","year":"1987","journal-title":"Proceedings of the 17th International Symposium on Fault-tolerant Coputing Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1990.89337"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120729"},{"key":"20","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/ISCA.2002.1003567","article-title":"ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors","author":"prvulovic","year":"2002","journal-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture ISCA '02"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.91"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229268"},{"key":"24","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358000"},{"key":"26","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems (3rd Ed ) Design and Evaluation"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"28","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1145\/545214.545229","article-title":"SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint\/recovery","volume":"30","author":"sorin","year":"2002","journal-title":"SIGARCH Comput Archit News"},{"year":"0","key":"29"},{"key":"3","article-title":"Soft errors in commercial semiconductor technology: Overview and scaling trends","author":"baumann","year":"0","journal-title":"Proc 2002 Int Reliability Physics Symp"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1990.89338"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.100"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781054"},{"key":"6","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","article-title":"The simplescalar tool set","volume":"25","author":"burger","year":"1997","journal-title":"SIGARCH Comput Archit News"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024421"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2006.19"},{"key":"4","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1145\/1176760.1176811","article-title":"Cost-efficient soft error protection for embedded microprocessors","author":"blome","year":"2006","journal-title":"CASES '06 Proceedings of the 2006 international conference on Compilers architecture and synthesis for embedded systems"},{"key":"9","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"0","journal-title":"IEEE International Symposium on Workload Characterization 2001"},{"journal-title":"The Design and Implementation of Berkeley Lab's Linux Checkpoint\/Restart","year":"2003","author":"duell","key":"8"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176621.pdf?arnumber=6176621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T06:30:24Z","timestamp":1714977024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176621","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}