{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T15:28:41Z","timestamp":1726759721985},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176622","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"881-886","source":"Crossref","is-referenced-by-count":18,"title":["A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories"],"prefix":"10.1109","author":[{"given":"C.","family":"Zambelli","sequence":"first","affiliation":[]},{"given":"M.","family":"Indaco","sequence":"additional","affiliation":[]},{"given":"M.","family":"Fabiano","sequence":"additional","affiliation":[]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[]},{"given":"P.","family":"Olivo","sequence":"additional","affiliation":[]},{"given":"D.","family":"Bertozzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488695"},{"journal-title":"MT29F64G08CBAA[A\/B] MLC NAND Flash Datasheet","year":"2009","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914327"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457154"},{"journal-title":"KFG4GH6x4M 4Gb Flex-OneNAND M-die Datasheet","year":"2008","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5015-0"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784588"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2092411"},{"journal-title":"Error Correction Coding for Flash Memories","year":"0","author":"yaakobi","key":"21"},{"journal-title":"Error Correction Codes for Non-Volatile Memories","year":"2008","author":"micheloni","key":"20"},{"key":"22","article-title":"i-Core: A run-time adaptive processor for embedded multi-core systems","author":"henkel","year":"0","journal-title":"International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2011) July 2011"},{"key":"23","first-page":"1402","article-title":"Variation tolerant NoC design by means of self calibrating links","author":"medardoni","year":"2008","journal-title":"Design Automation and Test in Europe (DATE)"},{"journal-title":"Single-Port AHB Nand Flash Controller BA315A Datasheet","year":"0","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433949"},{"key":"1","article-title":"Intel StrataFlash memory technology overview","author":"atwood","year":"1997","journal-title":"Intel Technology Journal"},{"key":"7","article-title":"White Paper: Implementing MLC NAND Flash for Cost-Effective, High Capacity Memory","author":"dan","year":"2003","journal-title":"M-Systems"},{"key":"6","article-title":"The Inconvenient Truths about NAND Flash Memory","author":"cooke","year":"0","journal-title":"Micron MEMCON'07 Presentation 2007"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.820645"},{"key":"9","first-page":"94","article-title":"Error correction for multi-level NAND flash memory using Reed-Solomon codes","author":"chen","year":"0","journal-title":"Signal Processing Systems SiPS 2008 Oct 2008"},{"key":"8","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/ISSCC.2006.1696082","article-title":"A 4Gb 2b\/cell NAND flash memory with embedded 5b BCH ECC for 36mb\/s system read throughput","author":"micheloni","year":"2006","journal-title":"Solid-State Circuits Conference ISSCC 2006 Digest of Technical Papers"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176622.pdf?arnumber=6176622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:06Z","timestamp":1498016886000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176622","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}