{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:32:12Z","timestamp":1725726732803},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176623","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"887-892","source":"Crossref","is-referenced-by-count":8,"title":["A resilient architecture for low latency communication in shared-L1 processor clusters"],"prefix":"10.1109","author":[{"given":"M. R.","family":"Kakoee","sequence":"first","affiliation":[]},{"given":"I.","family":"Loi","sequence":"additional","affiliation":[]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.62"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785485"},{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999965"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159285"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594245"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"journal-title":"Platform 2012 A Many-core Programmable Accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology","year":"2010","key":"3"},{"journal-title":"The HyperCore Processor","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135630"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226329"},{"journal-title":"Product Brief Tilepro64 Processor","year":"2008","key":"5"},{"journal-title":"Next Generation CUDA Compute Architecture Fermi - WhitePaper","year":"2010","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176623.pdf?arnumber=6176623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:58:47Z","timestamp":1490115527000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176623","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}