{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:06:30Z","timestamp":1725667590725},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176632","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"941-946","source":"Crossref","is-referenced-by-count":13,"title":["A methodology for automated design of hard-real-time embedded streaming systems"],"prefix":"10.1109","author":[{"given":"M. A.","family":"Bamakhrama","sequence":"first","affiliation":[]},{"given":"J. T.","family":"Zhai","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nikolov","sequence":"additional","affiliation":[]},{"given":"T.","family":"Stefanov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01206331"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-61736-1_44","article-title":"Automatic parallelization in the polytope model","author":"feautrier","year":"1996","journal-title":"The Data Parallel Programming Model"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.7"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1991.160366"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1978802.1978814"},{"key":"12","article-title":"Hard-real-time scheduling of data-dependent tasks in embedded streaming applications","author":"bamakhrama","year":"2011","journal-title":"EMSOFT"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934113"},{"key":"10","article-title":"An Automated Flow to Map Throughput Constrained Applications to a MPSoC","author":"jordans","year":"2011","journal-title":"PPES"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1145\/1367045.1367049","article-title":"Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA","author":"kumar","year":"2008","journal-title":"ACM TODAES"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456950"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/75947"},{"key":"4","article-title":"Cyclo-Static Dataflow","author":"bilsen","year":"1996","journal-title":"IEEE TSP"},{"key":"9","article-title":"CA-MPSoC: An automated design flow for predictable multiprocessor architectures for multiple applications","author":"shabbir","year":"2010","journal-title":"JSA"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255461"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176632.pdf?arnumber=6176632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:08Z","timestamp":1498031288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176632","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}