{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:12:13Z","timestamp":1767262333012},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176646","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"1024-1029","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting area\/delay tradeoffs in high-level synthesis"],"prefix":"10.1109","author":[{"given":"A.","family":"Kondratyev","sequence":"first","affiliation":[]},{"given":"L.","family":"Lavagno","sequence":"additional","affiliation":[]},{"given":"M.","family":"Meyer","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"13"},{"key":"14","first-page":"88","article-title":"Circuit placement for predictable performance","author":"hauge","year":"1987","journal-title":"Proc of ICCAD"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781317"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896441"},{"key":"3","first-page":"102","article-title":"Silicon compilation (tutorial)","author":"gajski","year":"1986","journal-title":"Proc IEEE Custom Integrated Conference"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763223"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922061"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2000.862383"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.62794"},{"key":"4","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/37888.37918","article-title":"force-directed scheduling in automatic data path synthesis","author":"pauline","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279348"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123227"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176646.pdf?arnumber=6176646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:09Z","timestamp":1498016889000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176646","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}