{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:46:19Z","timestamp":1725439579133},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176663","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"1118-1121","source":"Crossref","is-referenced-by-count":1,"title":["Exploring pausible clocking based GALS design for 40-nm system integration"],"prefix":"10.1109","author":[{"family":"Xin Fan","sequence":"first","affiliation":[]},{"given":"M.","family":"Krstic","sequence":"additional","affiliation":[]},{"given":"E.","family":"Grass","sequence":"additional","affiliation":[]},{"given":"B.","family":"Sanders","sequence":"additional","affiliation":[]},{"given":"C.","family":"Heer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5541014"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"10","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf and Syst"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"1"},{"key":"7","article-title":"On the GALS design methodology of ETH Zurich","author":"gurkaynak","year":"0","journal-title":"Proc 1st Intl Workshop Formal Methods for Globally Asynchronous Locally Synchronous Architecture (FMGALS) 2003"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563543"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782202"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"journal-title":"AsipIDE A Graphical Framework to Design and Debug GALS Systems Through Simulation and Prototyping","year":"0","author":"janin","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413130"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176663.pdf?arnumber=6176663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:42:41Z","timestamp":1490110961000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176663","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}