{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T15:28:42Z","timestamp":1726759722228},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176673","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"1185-1190","source":"Crossref","is-referenced-by-count":2,"title":["3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs"],"prefix":"10.1109","author":[{"family":"Yibo Chen","sequence":"first","affiliation":[]},{"family":"Guangyu Sun","sequence":"additional","affiliation":[]},{"family":"Qiaosha Zou","sequence":"additional","affiliation":[]},{"family":"Yuan Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","journal-title":"45nm FreePDK","key":"15"},{"year":"0","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TVLSI.2006.876103"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ISQED.2006.77"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ASPDAC.2009.4796442"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"3","article-title":"Behavior-to-placed RTL synthesis with performance-driven placement","author":"kim","year":"2001","journal-title":"ICCAD"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1148015.1148016"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/MDT.2005.136"},{"key":"10","article-title":"Variability-driven module selection with joint design time optimization and post-silicon tuning","author":"wang","year":"2008","journal-title":"ASPDAC"},{"key":"7","article-title":"A 3D-layout aware binding algorithm for high-level synthesis of three-dimensional integrated circuits","author":"vyas","year":"2007","journal-title":"ISQED"},{"key":"6","article-title":"Simultaneous scheduling, binding and layer assignment for synthesis of vertically integrated 3d systems","author":"madhubanti","year":"2004","journal-title":"ICCD"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1065579.1065635"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ICCAD.2003.159736"},{"key":"9","article-title":"Timing variation-aware high level synthesis","author":"jung","year":"2007","journal-title":"ICCAD"},{"key":"8","article-title":"Parametric yield driven resource binding in behavioral synthesis with multi-Vth\/Vdd library","author":"chen","year":"2010","journal-title":"ASP-DAC"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176673.pdf?arnumber=6176673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:14:51Z","timestamp":1490109291000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176673","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}