{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:58:29Z","timestamp":1725659909752},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176684","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1251-1256","source":"Crossref","is-referenced-by-count":2,"title":["Input vector monitoring on line concurrent BIST based on multilevel decoding logic"],"prefix":"10.1109","author":[{"given":"I.","family":"Voyiatzis","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.101"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855933"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.03.009"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1025"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.26"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5167-6"},{"key":"11","article-title":"A Concurrent BIST scheme exploiting don't care values","author":"voyiatzis","year":"0","journal-title":"16th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SOC) 2008"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5196015"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.876523"},{"key":"3","first-page":"336","article-title":"Concurrent Comparative Testing Using BIST Resources","author":"saluja","year":"1987","journal-title":"International Conference on Computer Aided Design"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268910"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.16803"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"1"},{"key":"10","article-title":"A neutral netlist of 10 combinational benchmarks circuits and a target translator in FORTRAN","author":"brglez","year":"0","journal-title":"International Symposium on Circuits and Systems 1985"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1155\/1993\/34963"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2004.842091"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2005.16"},{"journal-title":"Concurrent Comparative Built-In Testing of Digital Circuits","year":"1986","author":"saluja","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.49"},{"key":"8","article-title":"RCBIST: An Efficient Concurrent BIST Technique","author":"voyiatzis","year":"0","journal-title":"IEEE International Test Conference 1998"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176684.pdf?arnumber=6176684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:02:18Z","timestamp":1490115738000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176684","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}