{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T12:27:18Z","timestamp":1763641638051},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176685","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1257-1262","source":"Crossref","is-referenced-by-count":23,"title":["High performance reliable variable latency carry select addition"],"prefix":"10.1109","author":[{"family":"Kai Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Varman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1007\/11572961_28","article-title":"Arithmetic data value speculation","author":"kelly","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"year":"0","journal-title":"Designware Building Block IP User Guide","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/92.974895"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/1450095.1450124"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ASYNC.1997.587176"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/MICRO.2003.1253179"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/43.700720"},{"key":"12","first-page":"976","article-title":"An Efficient Mechanism for Performance Optimization of Variable-Latency Designs","author":"yu-shih su","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/MC.2004.1274006"},{"key":"2","first-page":"348","article-title":"Performance improvement with circuit-level speculation","author":"liu","year":"2000","journal-title":"Proc Intl Symp on Microarchitecture"},{"year":"2002","author":"koren","journal-title":"Computer Arithmetic Algorithms","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ICCD.2011.6081446"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/DATE.2009.5090937"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DATE.2009.5090749"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/DATE.2008.4484850"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ASPDAC.2005.1466113"},{"key":"9","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc 12th Intl Symp on Integrated Circuits"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ISQED.2010.5450484"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176685.pdf?arnumber=6176685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:04Z","timestamp":1498031284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176685","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}