{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:53Z","timestamp":1759146833288},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176690","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1283-1288","source":"Crossref","is-referenced-by-count":15,"title":["A TDM NoC supporting QoS, multicast, and fast connection set-up"],"prefix":"10.1109","author":[{"given":"R.","family":"Stefan","sequence":"first","affiliation":[]},{"given":"A.","family":"Molnos","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ambrose","sequence":"additional","affiliation":[]},{"given":"K.","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"aSOC: A scalable, single-chip communications architecture","author":"liang","year":"2000","journal-title":"PACT"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.31"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.13"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2003.1247192"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"34","article-title":"SoCIN: A parametric and scalable network-on-chip","author":"zeferino","year":"2003","journal-title":"SBCCI"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629450"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289855"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090666"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"key":"21","article-title":"Benoc: A bus-enhanced network on-chip for a power efficient CMP","author":"manevich","year":"2008","journal-title":"Comp Arch Letters"},{"key":"20","article-title":"SoCBUS: The solution of high communication bandwidth on chip and short TTM","author":"liu","year":"2002","journal-title":"RTECC"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518069"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2009.64"},{"key":"25","article-title":"Mapping and configuration methods for multi-use-case networks on chips","author":"murali","year":"2006","journal-title":"ASPDAC"},{"key":"26","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2004.839493","article-title":"An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming","author":"radulescu","year":"2005","journal-title":"IEEE Trans CAD of Integrated Circuits and Systems"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019758"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380674"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.09.007"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011232"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253766"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253808"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/2107763.2107767"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"journal-title":"The MANGO clockless network-on-chip Concepts and implementation","year":"2005","author":"bjerregaard","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"31","article-title":"Xpipes lite: A synthesis oriented design library for networks on chips","author":"stergiou","year":"2005","journal-title":"DATE"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176690.pdf?arnumber=6176690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:04Z","timestamp":1498031284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176690","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}