{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:46:51Z","timestamp":1725623211866},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176694","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1307-1312","source":"Crossref","is-referenced-by-count":20,"title":["3D-FlashMap: A physical-location-aware block mapping strategy for 3D NAND flash memory"],"prefix":"10.1109","author":[{"family":"Yi Wang","sequence":"first","affiliation":[]},{"given":"L. A. D.","family":"Bathen","sequence":"additional","affiliation":[]},{"family":"Zili Shao","sequence":"additional","affiliation":[]},{"given":"N. D.","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Diskmon for Windows","year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"journal-title":"Memory Technology Device (MTD) subsystem for Linux","year":"2011","key":"14"},{"key":"11","first-page":"186","article-title":"Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (Solid State Drive)","author":"kim","year":"2009","journal-title":"VLSIT '09"},{"key":"12","first-page":"188","article-title":"Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage","author":"kim","year":"2009","journal-title":"VLSIT '09"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254006"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873207"},{"key":"10","first-page":"192","article-title":"Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory","author":"jang","year":"2009","journal-title":"VLSIT '09"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4694174"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024732"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629376"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"9","first-page":"136","article-title":"Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices","author":"katsumata","year":"2009","journal-title":"VLSIT '09"},{"key":"8","first-page":"14","article-title":"An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems","author":"wang","year":"2011","journal-title":"DATE'11"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176694.pdf?arnumber=6176694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:18:24Z","timestamp":1490123904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176694\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176694","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}