{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T13:01:02Z","timestamp":1752670862289},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176695","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1313-1318","source":"Crossref","is-referenced-by-count":19,"title":["Asymmetry of MTJ switching and its implication to STT-RAM designs"],"prefix":"10.1109","author":[{"family":"Yaojun Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaobin Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yong Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. K.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yiran Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479820"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"4","first-page":"256","article-title":"Negative-Resistance Read and Write Schemes for STT-MRAM in 0:13?A CMOS","author":"halupka","year":"2010","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2085441"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176695.pdf?arnumber=6176695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:19Z","timestamp":1498031299000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176695","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}