{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T05:26:14Z","timestamp":1761974774608,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176704","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1367-1372","source":"Crossref","is-referenced-by-count":3,"title":["State-based full predication for low power coarse-grained reconfigurable architecture"],"prefix":"10.1109","author":[{"family":"Kyuseung Han","sequence":"first","affiliation":[]},{"family":"Seongsik Park","sequence":"additional","affiliation":[]},{"family":"Kiyoung Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681452"},{"key":"14","article-title":"The impact of if-conversion and branch prediction on program execution on the intel itanium processor","author":"choi","year":"0","journal-title":"Proc MICRO 2001"},{"key":"11","article-title":"Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization","author":"kim","year":"0","journal-title":"Proc DATE 2005"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.25"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629949"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165646"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377609"},{"key":"7","article-title":"DM-SIMD: A new SIMD predication mechanism for exploiting superword level parallelism","author":"huang","year":"0","journal-title":"Proc ASICON 2009"},{"key":"6","article-title":"Phi-predication for light-weight if-conversion","author":"chuang","year":"0","journal-title":"Proc PLDI 2003"},{"key":"5","article-title":"Superword-level parallelism in the presence of control flow","author":"shin","year":"0","journal-title":"Proc CGO 2005"},{"key":"4","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/223982.225965","article-title":"A comparison of full and partial predicated execution support for ILP processors","author":"mahlke","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364587"},{"key":"8","article-title":"Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches","author":"anido","year":"0","journal-title":"Proc DSD 2002"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176704.pdf?arnumber=6176704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T06:30:06Z","timestamp":1714977006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176704","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}