{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:44:57Z","timestamp":1750283097720},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176714","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1519-1524","source":"Crossref","is-referenced-by-count":7,"title":["A compression-based area-efficient recovery architecture for nonvolatile processors"],"prefix":"10.1109","author":[{"family":"Yiqun Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongpan Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yumeng Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Daming Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shuangchen Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Baiko Sai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Mei-Fang Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Huazhong Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2008.47"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1049\/cp:20080685","article-title":"A hardware implementation of a run length encoding compression algorithm with parallel inputs","author":"trein","year":"2008","journal-title":"IET Irish Signals and Systems Conference (ISSC 2008) ISSC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5542984"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"journal-title":"First MRAM-based FPGA Taped-out","year":"0","author":"holland","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958839"},{"journal-title":"Rohm Demonstrates Nonvolatile CPU","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672095"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1880037.1880040"},{"journal-title":"Roadmap for Nonvolatile Memory","year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2006.220782"},{"journal-title":"Rohm Develops Non-Volatile Register Slashes Dissipation","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708702"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176714.pdf?arnumber=6176714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:07Z","timestamp":1498031287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176714","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}